

PRODUCT SPECIFICATION

V200Z-R

AIOT Wi-Fi/Bluetooth Combo Module

Version: v2.1

Customer: _____

Customer P/N: _____

Signature: _____

Date: _____

Office: 14th floor, Block B, phoenix zhigu, Xixiang Street, Baoan District, Shenzhen

Factory: NO.8, Litong RD., Liuyang Economic & Technical Development Zone, Changsha, CHINA

TEL:+86-755-2955-8186

Website: www.fn-link.com

V200Z-R Module Datasheet

Ordering Information	Part NO.	Description
	FGV200ZRXX-00	BES2600WM-AX4D-FI, Wi-Fi dual-band, a/b/g/n 1T1R, BT5.3, on-chip 16MB PSRAM and 16MB Flash, 28X20mm, with shielding, printing antenna

CONTENTS

1. General Description	5
1.1 Introduction	5
1.2 Description	5
1.3 EVB information	5
2. Features	6
3. General Specification	7
3.1 Wi-Fi 2.4GHz Specification	7
3.2 Wi-Fi 5GHz Specification	7
3.3 Bluetooth Specification	9
4. Block Diagram	10
*5. ID setting information	10
6. Pin Definition	11
6.1 Pin Outline	11
6.2 Pin Definition details	12
6.3 GPIO MUX Mapping	15
7. Electrical Specifications	15
7.1 Absolute Maximum Ratings ^{Note4}	15
7.2 Operating Conditions	16
7.3 Power consumption	16
8. Size reference	17
8.1 Module Picture	17
8.2 Marking Description	17
8.3 List of certified information	18
8.4 Physical Dimensions	18
8.5 Layout Recommendation	19
9. The Key Material List	19
10. Recommended Reflow Profile	19
11. RoHS compliance	20
12. Package	21
12.1 Reel	21
12.2 Carrier Tape Detail	21
12.3 Packaging Detail	22
13. Moisture sensitivity	23

Revision History

Version	Date	Contents of Revision Change	Draft	Checked	Approved
V1.0	2021/10/25	New version	FC	LSP	QJP
V1.1	2021/12/29	Refine RF spec, add EVB info, add package info, update marking info and ordering info.	FC	LSP	QJP
V1.2	2022/04/27	Refine RF spec Modify Pin Definition	FC	LSP	QJP
V1.3	2022/05/13	Update packaging information	FC	LSP	QJP
V1.4	2022/07/08	Update reel picture, add consumption data	FC	LSP	QJP
V1.5	2022/11/19	Update Fn-Link logo, update ordering information and add industrial model info.	FC	LSP	QJP
V1.6	2023/11/20	Modify the frequency range Update Pin name	LXP	LSP	QJP
V1.7	2024/04/11	Update Chipset	LXP	LSP	QJP
V1.8	2024/04/19	Update Output Power - BDR&EDR/LE Min and Max value	LXP	LSP	QJP
V1.9	2024/05/28	Update Bluetooth spec to V5.3	LXP	LSP	QJP
V2.0	2024/06/18	Due to chip-set spec change, update V_{BAT} voltage range and operating temperature range.	LXP	LSP	QJP
V2.1	2024/08/15	Add Certificate No	LXP	LSP	QJP

1. General Description

1.1 Introduction

V200Z-R is a highly integrated wireless module with voice & audio functions. It is based on BES2600 solution which features a Cortex-M33 Star dual-core MCU subsystem and a Cortex-A7 dual-core AP subsystem. Both MCU and AP subsystem are able to run RTOS and user applications.

The module supports low power Wi-Fi 4 (1x1 802.11a/b/g/n dual-band) and Bluetooth 5.3 dual-mode (support BT/BLE, LE Audio). Besides, it provides a high-performance on-board printing antenna to reduce the complexity of hardware design.

V200Z-R also provides a voice & audio CODEC subsystem and a display subsystem with 2D graphics engine. It supports MIPI DSI HD display up to HD (720P60), supports MIPI CSI Camera up to 2MPixel, and supports microphone arrays with up to three analog microphones or six digital microphones for far-field voice application. MCU subsystem runs Bluetooth upper protocol stack, and AP subsystem and 2D hardware Graphics Engine can accelerate GUI & VUI, voice & audio processing and AI tasks.

This compact module is a perfect choice for smart appliance, smart panel, entrance guard and other smart home applications.

1.2 Description

Model Name	V200Z-R
Product Description	Support Wi-Fi & Bluetooth, voice & audio, LCD & camera
Dimension	L x W x H: 28 x 20 x 2.55 mm
Interface	USB2.0, UART, I2C, I2S, SDIO device, MIPI, PWM, GPIO
OS	RTOS, OpenHarmony
Operating temperature	Commercial: -20°C to 70°C
Storage temperature	-55°C to 125°C

1.3 EVB information

Fn-Link provides a evaluation suite for the development and test of V200Z-R module. It includes an evaluation board, a 4 inch LCD module, a camera Module and USB type-C cable.

Please contact Fn-Link sales for EVB documentation and ordering.

2. Features

CPU

- CMOS single-chip fully-integrated PMU, CODEC, RF, BB, MCU and AP subsystem
- 300MHz ARM Cortex-M33 Star dual-core MCU subsystem
- 1GHz ARM Cortex-A7 dual-core AP subsystem with NEON.
- Shared 2MB SRAM, on-chip PSRAM and on-chip NOR flash^{Note1}
- Support TrustZone and secure boot

Wi-Fi / BT

- 2.4GHz & 5GHz dual-band Wi-Fi, 1T1R, compliant to IEEE 802.11a/b/g/n
- Support 20MHz and 40MHz bandwidth
- Bluetooth 5.3 dual-mode
- Support BLE Mesh and LE audio
- A2DP v1.3/AVRCP v1.5/HFP v1.6
- Wi-Fi and Bluetooth co-existence

Audio

- Hi-Fi Stereo Audio DAC and ADC
- Far-field voice wake up
- 24bit audio processing
- Support Acoustic Echo Cancellation
- Support DSD-64/128/256 decode

Peripheral interfaces

- MIPI Tx DSI and MIPI Rx CSI interface
- USB2.0 HS Host or Device
- 4x UART interface, with flow control and configurable baud rate
- 50Mbps SPIx2, with serial LCD support
- 1.4Mbps I2C master x3
- I2S/TDM
- PWMx8
- 10-bit GPADC, 3 channels

Note1: Please refer to ordering information for detailed memory size.

3. General Specification

3.1 Wi-Fi 2.4GHz Specification

Feature	Description	
WLAN Standard	IEEE 802.11 b/g/n Wi-Fi compliant	
Frequency Range	2.400GHz ~ 2.4835GHz (2.4GHz ISM Band)	
Number of Channels	2.4GHz: Ch1 ~ Ch14	
Test Items	Typical Value	EVM
Output Power	802.11b /11Mbps : 17 ± 2 dBm	EVM $\leq$ -10dB
	802.11g /54Mbps : 16 ± 2 dBm	EVM $\leq$ -25dB
	802.11n /MCS7 : 15 ± 2 dBm	EVM $\leq$ -28dB
Spectrum Mask	Meet with IEEE standard	
Freq. Tolerance	± 20 ppm	
SISO Receive Sensitivity (11b) @8% PER	- 1Mbps PER @ -95 dBm	
	- 11Mbps PER @ -86 dBm	
SISO Receive Sensitivity (11g) @10% PER	- 6Mbps PER @ -88 dBm	
	- 54Mbps PER @ -73 dBm	
SISO Receive Sensitivity (11n,20MHz) @10% PER	- MCS=0 PER @ -88 dBm	
	- MCS=7 PER @ -70 dBm	
SISO Receive Sensitivity (11n,40MHz) @10% PER	- MCS=0 PER @ -85 dBm	
	- MCS=7 PER @ -66 dBm	
Maximum Input Level	802.11b : -8 dBm	
	802.11g/n : -20 dBm	

3.2 Wi-Fi 5GHz Specification

Feature	Description	
WLAN Standard	IEEE 802.11 a/n Wi-Fi compliant	
Frequency Range	5.18GHz ~ 5.825GHz	
Number of Channels	Please refer to table ¹	
Test Items	Typical Value	EVM
Output Power	802.11a /54Mbps : 15 ± 2 dBm	EVM $\leq$ -25dB
	802.11n /MCS7 : 14 ± 2 dBm	EVM $\leq$ -28dB
Spectrum Mask	Meet with IEEE standard	
Freq. Tolerance	± 20 ppm	
SISO Receive Sensitivity	- 6Mbps PER @ -87 dBm	

(11a) @10% PER	- 54Mbps	PER @ -70 dBm
SISO Receive Sensitivity	- MCS=0	PER @ -86 dBm
(11n,20MHz) @10% PER	- MCS=7	PER @ -68 dBm
SISO Receive Sensitivity	- MCS=0	PER @ -83 dBm
(11n,40MHz) @10% PER	- MCS=7	PER @ -65 dBm
Maximum Input Level	802.11a : -20 dBm	
	802.11n : -20 dBm	


15GHz(20MHz) Channel table

Band range	Operating Channel	Channel center frequency (MHz)
5180MHz~5240MHz	36	5180
	40	5200
	44	5220
	48	5240
5260MHz~5320MHz	52	5260
	56	5280
	60	5300
	64	5320
5550MHz~5700MHz	100	5500
	104	5520
	108	5540
	112	5560
	116	5580
	120	5600
	124	5620
	128	5640
	132	5660
	136	5680
	140	5700
5745MHz~5825MHz	149	5745
	153	5765
	157	5785
	161	5805
	165	5825

3.3 Bluetooth Specification

Feature	Description		
General Specification			
Bluetooth Standard	Bluetooth V5.3		
Frequency Band	2400 MHz ~ 2483.5 MHz		
Number of Channels	79 channels for BDR/EDR, 40 channels for BLE		
Modulation	GFSK, $\pi/4$ -DQPSK, 8-DPSK		
RF Specification			
	Min.	Typical.	Max.
Output Power - BDR/LE	4dBm	8dBm	11dBm
Output Power - EDR	2dBm	6dBm	9dBm
Sensitivity @ BER=0.1% for GFSK (1Mbps)		-91dBm	
Sensitivity @ BER=0.01% for $\pi/4$ -DQPSK (2Mbps)		-89dBm	
Sensitivity @ BER=0.01% for 8DPSK (3Mbps)		-83dBm	
Sensitivity @ PER < 30.8% for BLE		-90dBm	
Maximum Input Level	GFSK (1Mbps):-20dBm		
	$\pi/4$ -DQPSK (2Mbps) :-20dBm		
	8DPSK (3Mbps) :-20dBm		

4. Block Diagram




*5. ID setting information

TBD.

6. Pin Definition

6.1 Pin Outline

< TOP VIEW >



6.2 Pin Definition details

NO	Name	Type	Description	Voltage
1	GND	-	Ground connections	
2	ANT1 ^{Note2}	Analog	Optional Wi-Fi&BT Antenna port, for external antenna	
3	GND	-	Ground connections	
4	VMIC1	Analog	Bias voltage output for external MIC devices. Output range 1.5~3.3V. Suggest 1uF decoupling capacitor and RC filter.	
5	MIC1_P	Analog	MIC1 P port, maximum input voltage 1.8V (P to GND), pin requires blocking capacitor.	
6	MIC1_N	Analog	MIC1 N port, maximum input voltage 1.8V (P to GND), pin requires blocking capacitor.	
7	GND	-	Ground connections	
8	MIC2_N	Analog	MIC2 N port, please refer to the description of MIC1	
9	MIC2_P	Analog	MIC2 P port, please refer to the description of MIC1	
10	GND	-	Ground connections	
11	MIC3_P	Analog	MIC3 P port, please refer to the description of MIC1	
12	MIC3_N	Analog	MIC3 N port, please refer to the description of MIC1	
13	GND	-	Ground connections	
14	DM	Analog	USB2.0 D-, support high speed and full speed	
15	DP	Analog	USB2.0 D+, support high speed and full speed	
16	GND	-	Ground connections	
17	SCLK	I/O	External Flash serial clock	1.8V
18	HOLD	I/O	External Flash Hold	1.8V
19	SI	I/O	External Flash serial input	1.8V
20	SO	I/O	External Flash serial output	1.8V
21	CE	I/O	External Flash Chip Enable	1.8V
22	WP	I/O	External Flash Write Protect	1.8V
23	GND	-	Ground connections	
24	VBAT	Analog	VBAT power supply input, range 3.3~5.5V, typically 3.8V. This pin requires external filter capacitor.	
25	GND	-	Ground connections	
26	LED1	O	LED pin, PMU peripheral IO. Suggest cathode drive mode. Maximum sink current 5mA. Internally PU by default,	
27	LED2	O	LED pin, please refer to the description of LED1.	
28	KEY_SENSE	I/O	Keypad sense pin, 10-bit ADC input with interrupt function. Max. measurable voltage 1.7V. Max. input voltage 2.5V.	
29	GPIO_14	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO ^{Note3}

30	GPIO_15	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
31	GPIO_32	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
32	GPIO_33	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
33	GPIO_03	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
34	GPIO_07	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
35	GPIO_27	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
36	GPIO_26	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
37	GPIO_21	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
38	GPIO_05	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
39	GPIO_36	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
40	GPIO_37	I/O	GPIO, please refer to GPIO MUX Mapping for details, low-level cathode drive is not recommended,	VDDIO
41	GPIO_34	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
42	GPIO_23	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
43	GPIO_24	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
44	GPIO_30	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
45	GPIO_12	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
46	GPIO_13	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
47	GPIO_31	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
48	GND	-	Ground connections	
49	CSI_DN1	I/O	CMOS sensor interface , Channel1_DATA_Negative	
50	CSI_DP1	I/O	CMOS sensor interface , Channel1_DATA_Positive	
51	CSI_DN0	I/O	CMOS sensor interface , Channel0_DATA_Negative	
52	CSI_DP0	I/O	CMOS sensor interface , Channel0_DATA_Positive	
53	CSI_CLKN	I/O	CMOS sensor interface , Channel_Clock_Negative	
54	CSI_CLKP	I/O	CMOS sensor interface , Channel_Clock_Positive	
55	GND	-	Ground connections	
56	DSI_CLKP	I/O	Display sensor interface , Channel_Clock_Positive	
57	DSI_CLKN	I/O	Display sensor interface , Channel_Clock_Negative	
58	DSI_DN0	I/O	Display sensor interface , Channel0_DATA_Negative	
59	DSI_DP0	I/O	Display sensor interface , Channel0_DATA_Positive	
60	DSI_DN1	I/O	Display sensor interface , Channel1_DATA_Negative	
61	DSI_DP1	I/O	Display sensor interface , Channel1_DATA_Positive	
62	GND	-	Ground connections	
63	GPIO_00	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
64	GPIO_01	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
65	GPIO_11	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO

66	GPIO_02	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
67	GPIO_06	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
68	RESET	I	Hardware reset input, active high. Keep it $> 2/3 \cdot V_{BAT}$ for more than 250ms to achieve a reset.	VBAT
69	POWKEY	I	Hardware power on input, active high. Keep it $> 2/3 \cdot V_{BAT}$ for more than 1ms (software configurable). Pull up to VBAT with 100Kohm if not use.	VBAT
70	ADC0	Analog	ADC channel 0 input, 10-bit, does not support interrupt function. Max. measurable voltage 1.7V. Max. input voltage 2.5V.	
71	ADC2	Analog	ADC channel 2 input, 10-bit, does not support interrupt function. Max. measurable voltage 1.7V. Max. input voltage 2.5V.	
72	ADC1	Analog	ADC channel 1 input, 10-bit, does not support interrupt function. Max. measurable voltage 1.7V. Max. input voltage 2.5V.	
73	GPIO_10	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
74	GPIO_35	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
75	NC		Please keep it floating	
76	GPIO_25	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
77	GPIO_22	I/O	GPIO, please refer to GPIO MUX Mapping for details	VDDIO
78	NC		Please keep it floating	
79	UART0_RX	I	UART0 input, for FW download and debug	VDDIO
80	UART0_TX	O	UART0 output, for FW download and debug	VDDIO
81	LOUT_RP	Analog	Channel right differential drive output p port. It is recommended to reserve filter circuit and ESD protector.	
82	LOUT_RN	Analog	Channel right differential drive output n port. It is recommended to reserve filter circuit and ESD protector.	
83	LOUT_LN	Analog	Channel left differential drive output n port. It is recommended to reserve filter circuit and ESD protector.	
84	LOUT_LP	Analog	Channel left differential drive output p port. It is recommended to reserve filter circuit and ESD protector.	
85	GND	-	Ground connections	

Note2: This pin is optional, use on-board antenna or U.FL connector by default. Please refer to ordering information for details.

Note3: VDDIO = 3.3V by default.

6.3 GPIO MUX Mapping

Maximum source current 10mA for each IO and 50mA for total.

Output state can be configured as strong PU or PL, input state can be configured as high-Z, PU, PL or no pull.

All of them have interrupt function.

GPIO state will be low impedance input when the module is power off, so we do not suggest low level cathode drive mode.

GPIO_16 and GPIO_17 are configured as UART0 RX and TX by default.

For detailed MUX mapping, please refer to below table.

Priority: High												
IO	IO Status	Reference Voltage	Default Status	IO	Function 0	Function 1	Function 2	Function 3	Function 4	Function 5	Function 6	Function 7
GPIO_00	Pull up/Pull down	AVDDIO	no pull	IO	PWM0	UART2_RX	UART2_CTS	EC_M0_SDA	SP1_D0	SP1_DCN		BT_UART0_TX
GPIO_01	Pull up/Pull down	AVDDIO	no pull	IO	PWM1	UART2_TX	UART2_RTS	EC_M0_SDA	SP1_D0	SP1_DCN		BT_UART0_TX
GPIO_02	Pull up/Pull down	AVDDIO	no pull	IO	PWM2	UART1_RX	UART1_CTS	EC_M1_SDA	SP1_C0	SP1_C1	SP1_D0	BT_UART1_TX
GPIO_03	Pull up/Pull down	AVDDIO	no pull	IO	PWM3	UART1_TX	UART1_RTS	EC_M1_SDA	SP1_C0	SP1_C1	SP1_D0	BT_UART1_TX
GPIO_04	Pull up/Pull down	AVDDIO	no pull	IO	PWM4	UART3_RX	UART3_CTS	EC_M0_SDA	SP0_D0	SP0_D1	SP0_D2	BT_UART3_TX
GPIO_05	Pull up/Pull down	AVDDIO	no pull	IO	PWM5	UART3_TX	UART3_RTS	EC_M0_SDA	SP0_D0	SP0_D1	SP0_D2	BT_UART3_TX
GPIO_06	Pull up/Pull down	AVDDIO	no pull	IO	PWM6	UART3_RX	UART3_CTS	EC_M1_SDA	SP0_C0	SP1_C0	SP1_C1	BT_UART3_TX
GPIO_07	Pull up/Pull down	AVDDIO	no pull	IO	PWM7	UART3_TX	UART3_RTS	EC_M1_SDA	SP0_C0	SP1_C0	SP1_C1	BT_UART3_TX
GPIO_08	Pull up/Pull down	AVDDIO	no pull	IO	PWM8	UART1_RX	UART1_CTS	EC_M0_SDA	SP1_C0	SP1_C1	SP1_D0	BT_UART1_TX
GPIO_09	Pull up/Pull down	AVDDIO	no pull	IO	PWM9	UART1_TX	UART1_RTS	EC_M0_SDA	SP1_C0	SP1_C1	SP1_D0	BT_UART1_TX
GPIO_10	Pull up/Pull down	AVDDIO	no pull	IO	PWM10	UART2_RX	UART2_CTS	EC_M0_SDA	SP1_C0	SP1_C1	SP1_D0	BT_UART2_TX
GPIO_11	Pull up/Pull down	AVDDIO	no pull	IO	PWM11	UART2_TX	UART2_RTS	EC_M0_SDA	SP1_C0	SP1_C1	SP1_D0	BT_UART2_TX
GPIO_12	Pull up/Pull down	AVDDIO	no pull	IO	PWM12	UART2_RX	UART2_CTS	EC_M0_SDA	SP1_C0	SP1_C1	SP1_D0	BT_UART2_TX
GPIO_13	Pull up/Pull down	AVDDIO	no pull	IO	PWM13	UART2_TX	UART2_RTS	EC_M0_SDA	SP1_C0	SP1_C1	SP1_D0	BT_UART2_TX
GPIO_14	Pull up/Pull down	AVDDIO	no pull	IO	PWM14	UART2_RX	UART2_CTS	EC_M1_SDA	SP1_D0	SP1_D1	SP1_D2	BT_UART2_TX
GPIO_15	Pull up/Pull down	AVDDIO	no pull	IO	PWM15	UART2_TX	UART2_RTS	EC_M1_SDA	SP1_D0	SP1_D1	SP1_D2	BT_UART2_TX
GPIO_16	Pull up/Pull down	AVDDIO	no pull	IO	PWM16	UART0_RX	UART0_CTS	EC_M0_SDA	SP0_D0	SP0_D1	SP0_D2	BT_UART0_TX
GPIO_17	Pull up/Pull down	AVDDIO	no pull	IO	PWM17	UART0_TX	UART0_RTS	EC_M0_SDA	SP0_D0	SP0_D1	SP0_D2	BT_UART0_TX
GPIO_18	Pull up/Pull down	AVDDIO	no pull	IO	PWM18	UART1_RX	UART1_CTS	EC_M0_SDA	SP1_D0	SP1_D1	SP1_D2	BT_UART1_TX
GPIO_19	Pull up/Pull down	AVDDIO	no pull	IO	PWM19	UART1_TX	UART1_RTS	EC_M0_SDA	SP1_D0	SP1_D1	SP1_D2	BT_UART1_TX
GPIO_20	Pull up/Pull down	AVDDIO	no pull	IO	PWM20	UART2_RX	UART2_CTS	EC_M0_SDA	SP1_D0	SP1_D1	SP1_D2	BT_UART2_TX
GPIO_21	Pull up/Pull down	AVDDIO	no pull	IO	PWM21	UART2_TX	UART2_RTS	EC_M0_SDA	SP1_D0	SP1_D1	SP1_D2	BT_UART2_TX
GPIO_22	Pull up/Pull down	AVDDIO	no pull	IO	PWM22	UART2_RX	UART2_CTS	EC_M0_SDA	SP1_D0	SP1_D1	SP1_D2	BT_UART2_TX
GPIO_23	Pull up/Pull down	AVDDIO	no pull	IO	PWM23	UART2_TX	UART2_RTS	EC_M0_SDA	SP1_D0	SP1_D1	SP1_D2	BT_UART2_TX
GPIO_24	Pull up/Pull down	AVDDIO	no pull	IO	PWM24	UART3_RX	UART3_CTS	EC_M0_SDA	SP0_D0	SP0_D1	SP0_D2	BT_UART3_TX
GPIO_25	Pull up/Pull down	AVDDIO	no pull	IO	PWM25	UART3_TX	UART3_RTS	EC_M0_SDA	SP0_D0	SP0_D1	SP0_D2	BT_UART3_TX
GPIO_26	Pull up/Pull down	AVDDIO	no pull	IO	PWM26	UART3_RX	UART3_CTS	EC_M0_SDA	SP0_D0	SP0_D1	SP0_D2	BT_UART3_TX
GPIO_27	Pull up/Pull down	AVDDIO	no pull	IO	PWM27	UART3_TX	UART3_RTS	EC_M0_SDA	SP0_D0	SP0_D1	SP0_D2	BT_UART3_TX
GPIO_28	Pull up/Pull down	AVDDIO	no pull	IO	PWM28	UART3_RX	UART3_CTS	EC_M0_SDA	SP0_D0	SP0_D1	SP0_D2	BT_UART3_TX
GPIO_29	Pull up/Pull down	AVDDIO	no pull	IO	PWM29	UART3_TX	UART3_RTS	EC_M0_SDA	SP0_D0	SP0_D1	SP0_D2	BT_UART3_TX
GPIO_30	Pull up/Pull down	AVDDIO	no pull	IO	PWM30	UART1_RX	UART1_CTS	EC_M0_SDA	SP1_D0	SP1_D1	SP1_D2	BT_UART1_TX
GPIO_31	Pull up/Pull down	AVDDIO	no pull	IO	PWM31	UART1_TX	UART1_RTS	EC_M0_SDA	SP1_D0	SP1_D1	SP1_D2	BT_UART1_TX
GPIO_32	Pull up/Pull down	AVDDIO	no pull	IO	PWM32	UART2_RX	UART2_CTS	EC_M0_SDA	SP1_D0	SP1_D1	SP1_D2	BT_UART2_TX
GPIO_33	Pull up/Pull down	AVDDIO	no pull	IO	PWM33	UART2_TX	UART2_RTS	EC_M0_SDA	SP1_D0	SP1_D1	SP1_D2	BT_UART2_TX
GPIO_34	Pull up/Pull down	AVDDIO	no pull	IO	PWM34	UART3_RX	UART3_CTS	EC_M0_SDA	SP0_D0	SP0_D1	SP0_D2	BT_UART3_TX
GPIO_35	Pull up/Pull down	AVDDIO	no pull	IO	PWM35	UART3_TX	UART3_RTS	EC_M0_SDA	SP0_D0	SP0_D1	SP0_D2	BT_UART3_TX
GPIO_36	Pull up/Pull down	AVDDIO	no pull	IO	PWM36	UART3_RX	UART3_CTS	EC_M0_SDA	SP0_D0	SP0_D1	SP0_D2	BT_UART3_TX
GPIO_37	Pull up/Pull down	AVDDIO	no pull	IO	PWM37	UART3_TX	UART3_RTS	EC_M0_SDA	SP0_D0	SP0_D1	SP0_D2	BT_UART3_TX

LED1	Pull up/Pull down	3.0V(Internal)	Pull up	O	PWM
LED2	Pull up/Pull down	3.0V(Internal)	Pull up	O	PWM

POWKEY	Pull down	VBAT	Pull down	I
--------	-----------	------	-----------	---

7. Electrical Specifications

7.1 Absolute Maximum Ratings^{Note4}

Symbol	Description	Min.	Typ.	Max.	Unit
V _{BAT}	Supply Voltage			6	V
V _{IN}	IO Input Voltage	-0.3		VDDIO+0.3	V
I _{IN}	IO Input Current	-10		10	mA
V _{LNA}	LNA Input Level			0	dBm

Note4: Stresses beyond those listed absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operations of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. Maximum T_A of industrial grade will be updated in later version.

7.2 Operating Conditions

Symbol	Description	Min.	Typ.	Max.	Unit
T _A	Ambient Temperature - Commercial	-20	25	70	°C
V _{BAT} ^{Note6}	Supply Voltage	3.3	3.8	5.5	V
V _{IL}	CMOS Low Level Input Voltage	0		0.3*VDDIO ^{Note5}	V
V _{IH}	CMOS High Level Input Voltage	0.7*VDDIO		VDDIO	V
V _{OL}	IO Low level Output Voltage			0.1*VDDIO	V
V _{OH}	IO High level Output Voltage	0.9*VDDIO			V
V _{TH}	CMOS Threshold Voltage		0.5*VDDIO		V

Note5: VDDIO=3.3V by default.

Note6: It is recommended that V_{BAT}(typ.) ≥ 3.5V. Make sure V_{BAT}(min.) > 3.3V under any condition as well.



7.3 Power consumption

Test Condition	State	Consumption Avg. (mA)	
		Throughput Tx	Throughput Rx
Throughput state V _{BAT} =3.8V	Standby	92	
	2.4G 11b 11M	375	172
	2.4G 11g 54M	298	173
	2.4G 11n HT20	275	160
	2.4G 11n HT40	226	165
	5.8G 11a 54M	279	173
	5.8G 11n HT20	271	170
	5.8G 11n HT40	222	172


Note6: Above consumption data are tested at Wi-Fi (STA mode) throughput state with BT on. Moreover, a much higher current spike may occur while module initializing, so please make sure I_{PEAK} of V_{BAT} supply is more than 1.5A.

8. Size reference

8.1 Module Picture

L: 28 (+0.3/-0.1) mm W: 20 (+/-0.1)mm 	
H: 2.55 (±0.2) mm	
Weight	2.2g

8.2 Marking Description




8.3 List of certified information


Certification project	Certificate number
SRRC	24J43T23P168
FCC	TBD
CE	TBD
IC	TBD
NCC	TBD
KCC	TBD
TELEC	TBD
Brazil	TBD
Argentina	TBD
Japan	TBD

8.4 Physical Dimensions

<TOP View>



<TOP View>




长宽公差值为 $\pm 0.2\text{mm}$

9. The Key Material List

Chipset	BES2600WM (FI series) , BGA-169L, 6.6x6.8mm, Pitch 0.5mm	Bestechnic
PCB	V200Z-R, 28X20X0.8mm, 4L HDI, Matte black	Brain-power, KX-PCB, SL-PCB, Sunlord
Crystal	3225, 24MHz, 10ppm	TST,HOSONIC,TKD,ECEC,JWT
Inductor	2520, 2.2uH , $\pm 20\%$	Sunlord, Cenke, Ceaiya, Microgate
Shielding	V200Z-R, Shielding cover, 18.5x18.6x1.7mm, T=0.2mm	Suntech, JLT

10. Recommended Reflow Profile

Number of Times : ≤ 2 times




11. RoHS compliance

All hardware components are fully compliant with EU RoHS directive

12. Package


12.1 Reel

A roll of 500pcs



12.2 Carrier Tape Detail

ITEM	W	A0	B0	D	E	F	F1	K0	P0	P2	P	T
DIM	44	20.40	28.35	1.5	1.75	20.2	40.4	3.80	4.0	2.0	28.0	0.30
TOLE	$\begin{smallmatrix} +0.3 \\ -0.3 \end{smallmatrix}$	± 0.15	± 0.15	$\begin{smallmatrix} +0.1 \\ -0.0 \end{smallmatrix}$	± 0.1	± 0.15	± 0.10	± 0.10	± 0.1	± 0.15	± 0.1	± 0.05



12.3 Packaging Detail

the take-up package



Using self-adhesive tape

Width of black tape: 44mm

Color of plastic disc: blue

the cover tape :37.5mm



NY bag size:500mm*420mm



size : 335X335X55mm



The packing case size:360*210*370mm

13. Moisture sensitivity

This module is a Moisture Sensitive Device level 3 device, please refer to standard IPC/JEDEC J-STD-020 for details and pay attention to below requirements:

- a) Calculated shelf life in sealed bag: 12 months at <40°C and <90% relative humidity (RH)
- b) Environmental condition during the production: 30°C / 60% RH according to IPC/JEDEC J-STD-033A paragraph 5
- c) The maximum time between the opening of the sealed bag and the reflow process must be 168 hours if condition
- d) “IPC/JEDEC J-STD-033A paragraph 5.2” is respected
- e) Baking is required if conditions b) or c) are not respected
- f) Baking is required if the humidity indicator inside the bag indicates 10% RH or more